Contact hole patterning for half pitch 51nm can be achieved by single exposure for mass production and for half pitch 39nm can be achieved by Litho-Etch-Litho-Etch (LELE). Currently for half pitch 32nm there is no promising solution so far, but ouble patterning and extreme ultraviolet lithography (EUV) are still competing each other for this target. In the current situation of contact hole patterning, single exposure negative tone development (NTD) shows excellent contact hole performance on fidelity, process window and CD uniformity compared to positive tone development (PTD) and finally enables to define half pitch below 50nm. In this paper, we describe necessity for circle patterning on 3-D flash, optimization of exposure condition, upgrade status of resist and device speed of 3-D flash on negative tone development (NTD) process.
1.Introduction
The flash memory chip suppliers have been actively developing both 1X conventional planar type flash and 3 dimensional flash. Since 3-D flash can relax the design rule to 5Xnm, it is considered to be alternative for next generation flash which can make extremely high aspect ratio issue to be avoided. Figure 1 shows the scheme of P-BiCS flash memory which is one of the representative 3-D flash structures. [1] [2] [3] [4] [5] Even though there are several issues on 3-D flash, patterning performance is very important for obtaining reliable device characteristics. Figure 1 also compared cell types of gate plug on 3-D flash in view of electric field, lack of uniformity was gathered on oval type gate plug. So circle type gate plug became essential for effective cell function such as program and erase speed.
Last year several important papers were reported in order to improve contact hole patterning performance. Those are contact hole patterning technologies using negative tone development (NTD). [6] [7] [8] [9] [10] Fuji reported patterning performance on half pitch 40nm contact hole at SPIE2010. 11 And Dow also reported patterning performance on half pitch 38nm contact hole at ICPST2011. In this paper we compared and verified exposure condition on negative tone development (NTD) process under different cell layout and illumination conditions. We also performed the lithographic evaluation of various resists received from major resist suppliers.
Experimental

Process conditions and materials
Lithographic evaluation was performed on an ASML TWINSCAN NXT: 1950i 1.35NA scanner and TEL CLEANTRACK LITHIUS i + . Bright field mask was applied for evaluation. 300mm silicon wafers were spin-coated with two bottom-antireflective coating (BARC) materials DARC-A125 (Dongjin Semichem Co.) and HBR-231L (Dow Electronic Materials) as a stack. And for device characteristics full stack wafers were used for evaluation. Resists from 5 different suppliers were used throughout this study.
A resist layer was applied by spin-coating over dual BARC substrate and soft-baked (SB) to achieve a film thickness of 100nm. Topcoat material was skipped since all resists were topcoat-less type. The resist layer was then exposed on ASML TWINSCAN NXT: 1950i 1.35NA scanner under Annular (0.90 outer sigma / 0.72 inner sigma) and C-Quad 20 (0.91 outer sigma / 0.78 inner sigma) illumination condition. The wafer was then post-exposure baked (PEB), and developed using normal butyl acetate (nBA) (YND-B100, Youngchang Chemical) for negative tone development (NTD) process. And finally rinse process was skipped for simplification on negative tone development (NTD) process. 
Results and Discussion
Patterning History
Feasibility tests were achieved for circle type gate plug. For the first time, we achieved evaluation under 1.25NA Crosspole 60 illumination condition, but there was no depth of focus (DOF) margin. For the second time, 1.25NA Dipole 90 was applied for DOF margin and then RELACS was added but it is impossible to improve circularity. For the last time, 1.35NA Dipole 90 for DOF margin and then Reflow but we can not improve circularity less than 22nm. So we needed to try innovative approach for obtaining both circularity and DOF margin simultaneously. Optimization of assist feature (AF) and illumination condition was achieved for obtaining maximum process window. 
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Contact hole bridge and assist feature image was found on low dose area and not-define issue was found on plus defocus area. Finally maximum process window was gathered on assist feature 20nm.
Baseline illumination condition for evaluation was 1.35NA Annular (0.90 outer sigma / 0.72 inner sigma). But for obtaining more optimized illumination condition we used simulation tool, Tachyon (Brion). Table  3 shows Quadrupole has better performance in view of depth of focus (DOF), energy latitude (EL) and mask error enhancement factor (MEEF) compared to Annular. Finally illumination condition of 1.25NA Quadrupole (0.91 outer sigma / 0.78 inner sigma) shows best optimized condition when we compare through NA under Quadrupole illumination. Three kinds of evaluation were performed to confirm the previous simulation result. As you can see the Table 4 , condition of Ann_No AF shows 10% energy latitude (EL) and 40nm common depth of focus (DOF). And condition of Ann_AF 20 shows improved performance of 14.8% energy latitude (EL) and 80nm common depth of focus (DOF). Furthermore the best condition of Quad_AF 20 shows the best performance of 14.5% energy latitude (EL) and 100nm common depth of focus (DOF) as we expected. Figure 3 shows distribution of block CD uniformity (BCDU) through all resists which are tested on half pitch 5Xnm. The 1 st target of block CD uniformity (BCDU) is less than 5nm, we can see several resists meet block CD uniformity (BCDU) already. And the 2 nd target of block CD uniformity (BCDU) is less than 4nm, we need to develop upgrade resist compatible with negative tone development. Resists were supplied by 5 different suppliers and we compared best candidate from each supplier. Each resist shows different performance on depth of focus (DOF), block CD uniformity (BCDU), circularity and resist loss. But all resists show same undercut issue. Undercut is considered to be unavoidable on negative tone development (NTD) process. We think this issue can deteriorate CD uniformity through following etch process. Therefore it is essential to study resist and even BARC which is compatible to negative tone development to improve undercut issue. As I mentioned at the very beginning, circle type gate plug shows effective cell function such as program and erase speed based on simulation. Figure 5 shows comparison result of erase speed between circle type and oval type gate plug. Circle shows erase speed of circle type gate plug which was applied by the best negative tone development (NTD) process. But triangle shows erase speed of oval type gate plug which was applied by conventional process. As a result, circle type gate plug increased 1V of erase speed compared to oval type gate plug. 
Immersion Extension Technology on Contact Hole Patterning
Contact hole patterning for half pitch 51nm can be achieved by conventional single exposure and for half pitch 39nm can be achieved by Litho-Etch-Litho-Etch (LELE). And for half pitch 32nm there is no promising solution so far, double patterning and extreme ultraviolet lithography (EUV) are still competing each other. In the current situation of contact hole patterning, single exposure negative tone development (NTD) shows excellent contact hole performance on fidelity, process window and CD uniformity compared to positive tone development (PTD) and finally enables single immersion exposure to define half pitch below 50nm. 
Conclusion
We compared and verified exposure condition on negative tone development (NTD) process under different cell layout and illumination conditions and also performed the lithographic evaluation of various resists received from major resist suppliers. With circle type gate plug on negative tone development (NTD) process clearly shows increased erase speed on 3-D flash device compared to oval type gate plug on positive tone development.
